

Patent Application  
Docket #00-SZ-034  
28940-00092USPX

EXPRESS MAIL Mailing Label No?  
**EL 525 020 883 US**  
Date of Deposit . . . . . 12-26-01  
Type or Print Name . . . MARGO BARBARASH  
Signature . . . . .

ROM ADDRESSING METHOD FOR  
AN ADPCM DECODER IMPLEMENTATION

BACKGROUND OF THE INVENTION

Technical Field of the Invention

The present invention relates to the decoding of  
adaptive differential pulse code modulation (ADPCM) encoded  
5 signals and, in particular, to a time multiplexed method  
for addressing a read only memory (ROM) that stores both  
ADPCM encoded source files and micro-controller operational  
instructions.

Description of Related Art

10 Applications needing speech synthesizers and/or tone  
generators are well known in the art. Examples of such  
applications include high-end educational toys, alert and

1002221 "402600T

4003204-13504  
T0922T-402EE00T

warning systems, speech generators, and sound effect  
generators. It is common in such applications to store the  
voice data (i.e., the speech/sound/tone source file) in  
read only memory (ROM) in a pulse code modulation (PCM)  
5 format. The audible information comprising the speech,  
sound or tone may then be synthesized from the data in the  
ROM addressed source file and output for listening.

A concern exists, however, that even though PCM source  
files produce high quality output synthesized sound, these  
10 files (when stored) tend to take up an unacceptably large  
amount of ROM space. This is especially a concern in  
product applications where the total amount of available  
ROM space is severely limited (perhaps because of  
integrated circuit size restrictions or price  
15 considerations). In these situations, given a fixed ROM  
space, the relatively large size of the resulting source  
file severely limits the length of the audible voice data  
output that may be produced.

It is also recognized that in some product  
20 applications a higher quality output synthesized sound like  
that produced from PCM source files may not be required.  
Also, these applications may require the generation of a

longer audible voice data output that cannot be achieved  
with PCM stored source files saved in limited ROM space.  
To address both of these concerns, the prior art teaches  
encoding the PCM source file instead in an adaptive  
5 differential pulse code modulation (ADPCM) format. This  
format advantageously uses approximately one-half the  
amount of ROM storage space to save the source file as that  
which is needed for conventional PCM files. This savings  
in storage space is made at the expense of some level of  
10 audible quality, but advantageously allows the user to  
generate a much longer synthesized sound output than is  
possible for PCM data saved in the same size ROM space.

Reference is now made to FIGURE 1 wherein there is  
shown a block diagram of a conventional software-based  
15 ADPCM decoder. The decoder is typically implemented in a  
micro-controller unit (MCU), microprocessor unit ( $\mu$ P), or  
other intelligent processing device such as an application  
specific integrated circuit (ASIC), with the ADPCM decoding  
algorithm implemented in software instructions executed by  
20 the processing device. In accordance with one well known  
algorithm (as proposed by the Interactive Multimedia  
Association (IMA)),  $C(n)$  represents the ADPCM compressed

data (i.e., the source file) as extracted from ROM memory  
(not shown). The compressed data is adaptatively  
dequantized to to generate data  $Dq(n)$ . The dequantized  
compressed data  $Dq(n)$  is summed with a predicted value  
5  $Xp(n-1)$  of the compressed data ( $C(n)$ ) obtained from a  
previous sample to produce the output decoded data  $Xp(n)$ .  
In this feedback configuration, the data  $Xp(n-1)$  represents  
the predicted value of the compressed data ( $C(n)$ ) from the  
previous sample, and is generated by a predictor from the  
10 summer output predicted value  $Xp(n)$ .

A number of drawbacks are recognized with this  
software based implementation for ADPCM decoding. First,  
with the ADPCM algorithm implemented in software, the  
processing device must execute many addition, shift and  
15 compare instructions in the period of one sample ( $n$ ) of the  
data, and hence device operation may be slowed. Second,  
it takes a large amount of ROM space to store the ADPCM  
decoding algorithm (even though the encoded ADPCM source  
file may take up less space than a comparable PCM file).  
20 This may eliminate much of the ROM space gain achieved by  
switching from PCM to encoded ADPCM source files. Third,  
the processing unit typically cannot perform two things at

one time and thus it cannot be interrupted to perform another action while the ADPCM decoding process is being implemented on a given source file.

What is needed is an ADPCM decoder system possessing quick execution time and that can take advantage of the ROM-based savings ADPCM format without needing to also store the decoding algorithm. Still further, there would be an advantage if the process for decoding a retrieved source file could be interrupted to allow the processor to handle other tasks.

#### SUMMARY OF THE INVENTION

The present invention comprises a micro-controller connected between a hardware-based adaptive differential pulse code modulation (ADPCM) decoder and a memory storing both programming instructions for controlling micro-controller operation and ADPCM encoded source file data. The micro-controller implements time multiplexed memory addressing. In a decoder cycle, ADPCM encoded source file data is extracted from the memory and delivered to the ADPCM decoder for processing. In an instruction cycle, programming instructions are extracted from the memory and

executed by the micro-controller while the hardware-based ADPCM decoder continues processing of the previously extracted ADPCM encoded source file data. The two cycles consecutively repeat to extract ADPCM encoded source file data for decoder processing while simultaneously supporting inter-mixed micro-controller programming instruction execution.

More specifically, an integrated circuit chip has a micro-controller connected between a hardware-based adaptive differential pulse code modulation (ADPCM) decoder and a read only memory (ROM). The ROM stores both programming instructions for controlling micro-controller operation and ADPCM encoded source file data. The micro-controller implements an architecture supporting time multiplexed ROM addressing driven by a clock signal having an instruction phase wherein a program counter supplies ROM address(es) for retrieving micro-controller programming instructions and a decoder phase wherein an address counter supplies ROM address(es) for retrieving portions of the ADPCM encoded source file data. A multiplexer driven by the clock signal chooses between the program counter and address counter supplied addresses for application to the

ROM. ADPCM encoded source file data extracted from the ROM  
in the decoder phase of the clock signal is delivered to  
the decoder for processing during the subsequent  
instruction phase of the clock signal. This allows for  
5 some measure of simultaneous ADPCM data decoding and micro-  
controller programming instruction execution (comprising  
inter-mixed handling).

#### BRIEF DESCRIPTION OF THE DRAWINGS

A more complete understanding of the method and  
10 apparatus of the present invention may be acquired by  
reference to the following Detailed Description when taken  
in conjunction with the accompanying Drawings wherein:

FIGURE 1, previously described, is a block diagram of  
a conventional software-based adaptive differential pulse  
15 code modulation (ADPCM) decoder;

FIGURE 2 is a block diagram of an integrated circuit  
chip including a hardware-based ADPCM decoder;

FIGURE 3 is an architecture diagram illustrating a  
method implemented by the chip of FIGURE 2 for time  
20 multiplexed ROM addressing; and

FIGURE 4 is a timing diagram illustrating the implementation of the time multiplexed ROM addressing method implemented.

#### DETAILED DESCRIPTION OF THE DRAWINGS

5           Reference is now made to FIGURE 2 wherein there is shown a block diagram of an integrated circuit chip 10 including a hardware-based ADPCM decoder 12. The chip 10 may implement any application needing a speech synthesizer and/or a tone generator. Examples of such applications  
10   include high-end educational toys, alert and warning systems, speech generators, and sound effect generators. The hardware-based ADPCM decoder 12 is connected to a micro-controller unit (MCU) 14. In this configuration, the ADPCM decoder 12 is tailor-made as a hardware function  
15   block to independently implement a certain algorithm for performing ADPCM decoding/synthesis. Independent implementation in this context refers to a decoder 12 operation wherein the micro-controller unit 14 does not implement or assist in the implementation or execution of  
20   the ADPCM decoding algorithm. Instead, the decoding operation itself is completely performed within the



hardware-based decoder 10 itself. Examples of such hardware implemented ADPCM decoders 12 may be found in a number of available chip products including the ADPCM decoders/synthesizers manufactured by companies such as

5    STMicroelectronics, Holtek, Winbond, Sonic, and the like. These hardware-based decoders have a configuration and decoding operation well known to those skilled in the art.

The micro-controller unit 14 asserts an enable signal 16 to activate operation of the ADPCM decoder 12 and

10    further feeds the raw (i.e., ADPCM encoded) source file data extracted from a read only memory (ROM) 18 to the decoder 12 over a data bus 20. The decoder 12 also receives a clock signal (ck\_sac) 22 to assist in timing decoder operations wherein it functions to decode the

15    received source file and outputs decoded source file data (for example, in linear PCM data format) on the output bus (not explicitly shown) for the decoder 12. The micro-controller unit 14 similarly receives a clock signal (clk\_mcu) 24, which may have a different frequency and/or

20    phase than the decoder clock signal 22, to assist in timing controller operations.

10033204-122601  
The ROM 18 stores both the user programming data relating to the operation of the micro-controller unit 14 and the ADPCM encoded source file data (preferably together in a mask ROM structure). It should be noted here that the user programming data comprises an instruction for micro-controller unit 14 operation typically presented in the format of an opcode plus any necessary operands. A select signal (rom\_cs) 26 may be asserted by the micro-controller unit 14 on the ROM 18 to access the memory. When in that mode, the micro-controller unit 14 asserts a memory address on address bus 28, and retrieves from the addressed memory location over data bus 30 the requested stored data (which again may comprise either user programming data or ADPCM encoded source file data).

15 The micro-controller unit 14 implements a time multiplexed ROM addressing method in accordance with the present invention. The address applied by the micro-controller unit 14 to the ROM on bus 28 is obtained from either a processor instruction address block 40 or an ADPCM source file data address block 42. A multiplexer (MUX) 44 selectively chooses which of the two blocks 40 and 42 is to supply the ROM address and, more particularly,

alternates back and forth between processor instruction  
address block 40 supplied address(es) and ADPCM source file  
data address block 42 supplied address(es) in accordance  
with, and with a frequency specified by, a clock signal  
5 (ck\_6k) 46 which may have a different frequency and/or  
phase than the clock signals 22 and/or 24. Specifically,  
in an instruction cycle when the clock signal 46 is logic  
high, the processor instruction address block 40 supplies  
the address(es) and stored user programming data relating  
10 to micro-controller unit operation is retrieved from ROM  
18 (over bus 30). This programming data is then executed  
by the micro-controller unit 14. When the clock signal 46  
is logic low in a decoder cycle, on the other hand, the  
ADPCM source file data address block 42 supplies the  
15 address(es) and stored pieces of the ADPCM encoded source  
file data are retrieved from ROM 18 (over bus 30). This  
ADPCM source file data is then fed by the micro-controller  
unit 14 to the ADPCM decoder 12 for decoding. The two  
cycles of the time multiplexed ROM addressing method  
20 consecutively repeat for as long as is needed to allow all  
ADPCM source file data to be extracted and delivered to the  
decoder for processing, while allowing for some nature of

simultaneous (i.e., inter-mixed) micro-controller unit programming instruction execution.

Reference is now made to FIGURE 3 wherein there is shown an architecture diagram illustrating a method implemented by the chip of FIGURE 2 for time multiplexed ROM addressing. This method is implemented in the micro-controller unit 14. The block SAC refers to an address counter comprising the ADPCM source file data address block 42 which specifies the address applied by the micro-controller unit 14 to the ROM on bus 28 to retrieve ADPCM encoded source file data. Conversely, a PROGRAM COUNTER block and/or an INSTRUCTION REGISTER block comprise the processor instruction address block 40 which specifies the address applied by the micro-controller unit 14 to the ROM on bus 28 to retrieve user programming data. The INSTRUCTION REGISTER supplies the address to the SAC, and that address is loaded into the SAC responsive to a load SAC (load\_sac) signal. As discussed above, the multiplexer 44 operating responsive to the clock signal (ck\_6k) 46 chooses which specified address is actually applied by the micro-controller unit 14 on the address bus 28.

1003204.12001  
The block SAE refers to a register storing an address  
in the ROM comprising the end address for the located ADPCM  
source file data. This address is obtained from the  
INSTRUCTION REGISTER at the same time that the starting  
5 address is loaded into the SAC. The SAC operates to  
increment its register value (i.e., increment the  
originally loaded address) responsive to micro-controller  
unit application of an increment (inc\_sac) signal. This  
signal is applied each time the micro-controller unit  
10 desires to retrieve a next portion of the stored ADPCM  
source file data. The block COMPARATOR implements a  
compare operation performed to determine whether the  
current register value for the source file data address (as  
output from SAC following an incrementing action) matches  
15 the end address (as stored in SAE) of the source file data.  
When this compare operation produces a true result (i.e.,  
when there is an address match), the COMPARATOR block  
outputs a play end signal (play\_end). This signal  
indicates to the micro-controller unit 14 that the complete  
20 source file (i.e., all portions) has been retrieved from  
the ROM and delivered to the decoder.

Reference is now additionally made to FIGURE 4 wherein there is shown a timing diagram illustrating FIGURE 3 architecture implementation of the time multiplexed ROM addressing method by the chip of FIGURE 2. During the time period tp1, clock signal (ck\_6k) 46 is logic high (the instruction phase or cycle) indicating that the processor instruction address block 40 is supplying ROM address(es) relating to stored user programming data. During time period tp2, however, clock signal (ck\_6k) 46 is logic low (the decoder phase or cycle) indicating that the ADPCM source file data address block 42 is supplying ROM address(es) relating to stored pieces of the ADPCM encoded source file data. This clock switch process is repeated through time periods tp3 to tpn. Application of the supplied ROM addresses to the ROM itself is controlled by the select signal (rom\_cs) 26.

Turning specifically to time period tp1, an instruction to play a certain stored piece of ADPCM encoded source file data is executed by the micro-controller unit 14. Responsive to the instruction, the time multiplexed ROM addressing method is started. The clock signal (ck\_6k) 46 is logic high at this point indicating that the

processor instruction address block 40 (i.e., the PROGRAM COUNTER - PC) is supplying the ROM address (rom\_add) relating to user programming data comprising a stored instruction having the following format:

5           PLAY = OP + STARTBLOCK + ENDBLOCK,

wherein: OP is the opcode for the play instruction, STARTBLOCK is the address in the ROM where the first piece of the source file data is stored, and ENDBLOCK is the address in ROM where the last piece of that source file data is stored. At time t1, the STARTBLOCK first byte of the processor instruction is retrieved from the ROM at the PROGRAM COUNTER specified address and loaded into the INSTRUCTION REGISTER of the micro-controller unit 14 (see, load\_ir1 signal). Next, at time t2, the program counter is incremented (through signal inc\_pc) and the ENDBLOCK second byte of the processor instruction is retrieved from the ROM at the incremented PROGRAM COUNTER address and loaded into the INSTRUCTION REGISTER (see, load\_ir2 signal). Note that at times t1 and t2 the ROM select signal (rom\_cs) is high indicating that ROM access is occurring. At time t3, the load SAC signal (load\_sac) causes the contents of the INSTRUCTION REGISTER, comprising

the STARTBLOCK and ENDBLOCK, to be loaded into the SAC and  
SAE, respectively. For the remainder of time period tp1,  
the clock signal (ck\_6k) 46 stays at logic high with the  
processor instruction address block 40 (i.e., the PROGRAM  
5 COUNTER) supplying ROM address(es) necessary for micro-  
controller unit 14 operation.

Turning next to time period tp2, at time t4, the clock  
signal (ck\_6k) 46 goes logic low in accordance with the  
time multiplexed ROM addressing method and indicating that  
10 the ADPCM source file data address block 42 is supplying  
ROM address(es) relating to stored pieces of the ADPCM  
encoded source file data. The supplied ROM address  
(rom\_add) at this point in time comprises the current  
address as specified by the SAC. Note that ROM select  
15 signal (rom\_cs) is high permitting micro-controller unit  
access to the ROM to retrieve a portion of the stored ADPCM  
encoder source file. The retrieved portion is then  
delivered by the micro-controller unit 14 to the decoder  
for processing. For the remaining portion of time period  
20 tp2, the decoder operates to process (i.e., decode) the  
retrieved data. The increment SAC signal (inc\_sac) also



goes high indicating that the decoder is currently working on processing the retrieved ADPCM data.

During time period tp3, and more specifically at time t5, the clock signal (ck\_6k) 46 goes back to logic high in accordance with the time multiplexed ROM addressing method and indicating that the processor instruction address block 40 (i.e., the PROGRAM COUNTER) is supplying the ROM address relating to user programming data. Note here that a byte of the processor instruction is retrieved from the ROM at the PROGRAM COUNTER specified address and loaded into the INSTRUCTION REGISTER of the micro-controller unit 14 (see, load \_ir1 signal at time t6). The corresponding instruction is then implemented (in whole or in part) during the remainder of time period tp3, and the PROGRAM COUNTER is also incremented (see, inc\_pc signal at time t6). It is important to recognize that during this time period tp3, the decoder continues to process the time period tp2 previously retrieved ADPCM encoded source file data portion. Put another way, two functions are being simultaneously (i.e., inter-mixed) performed by the chip during time period tp3: 1) the decoder implemented ADPCM

decoding operation; and, 2) the micro-controller unit execution of the user programming data instruction.

Next, during time period tp4, at time t7, the clock signal (ck\_6k) 46 goes logic low in accordance with the time multiplexed ROM addressing method and indicating that the ADPCM source file data address block 42 is supplying ROM address(es) (rom\_add) relating to stored pieces of the ADPCM encoded source file data. When the increment SAC signal (inc\_sac) goes low at time t8 responsive to completion of decoder processing of the previously retrieved ADPCM data portion, the SAC stored address value increments by one, and the supplied ROM address at this point in time comprises the incremented current address as now specified by the SAC. Note that ROM select signal (rom\_cs) is high permitting micro-controller unit access to the ROM to retrieve a portion of the stored ADPCM encoder source file located at the incremented SAC address. The retrieved portion is then delivered by the micro-controller unit 14 to the decoder for processing. For the remaining portion of time period tp4, the decoder operates to process (i.e., decode) the retrieved data. The increment SAC signal (inc\_sac) also goes back high

indicating that the decoder is currently working on processing the retrieved ADPCM data.

10033204.12304  
T0922T 402500T

The foregoing process then repeats under the control of the clock signal (ck\_6k) 46 for any additionally  
5 required time periods (for example, until tpn is reached) necessary to retrieve all portions of the stored ADPCM encoder source file from ROM and deliver them to the decoder for processing. At that point in time, the increment SAC signal (inc\_sac) at time t9 will have caused  
10 the SAC to increment to a value that matches the SAE stored ENDBLOCK address. The COMPARATOR block then outputs the play end signal (play\_end), the clock signal (ck\_6k) 46 goes back to logic high, and the time multiplexed ROM addressing method ends. In a preferred embodiment, the  
15 clock signal (ck\_6k) 46 remains at logic high until such time as a next instruction (like a PLAY instruction) is executed that requires accessing ROM stored ADPCM encoded source file data, and the time multiplexed ROM addressing method is again utilized (with a return back to tp1).

20 Although preferred embodiments of the method and apparatus of the present invention have been illustrated in the accompanying Drawings and described in the foregoing

Detailed Description, it will be understood that the invention is not limited to the embodiments disclosed, but is capable of numerous rearrangements, modifications and substitutions without departing from the spirit of the  
5 invention as set forth and defined by the following claims.